Application of DSTATCOM for Surplus Power Circulation in MV and LV Distribution Networks with Single–phase Distributed Energy Resources

Farhad Shahnia, Member, IEEE, Ruwan P.S. Chandrasena, Student Member, IEEE, Arindam Ghosh, Fellow, IEEE
Sumedha Rajakaruna, Member, IEEE

Abstract—Presence of large number of single–phase distributed energy resources (DER) in a particular phase can cause reverse power flow in that phase making the upstream network unbalanced. In this paper, the possibility of using a Distribution Static Compensator (DSTATCOM) is explored to circulate the excess generation in one phase to the phases with higher load demand. Two different topologies are proposed for DSTATCOM to be installed in low and medium voltage feeders. Similarly, two different power circulation strategies are proposed for power circulation through the DSTATCOM. A suitable switching feedback control scheme is developed and utilized for each topology. In addition to power circulation, the DSTATCOM facilitates a set of balanced phase power flow from the upstream side. The proposals are validated via PSCAD/EMTDC simulation studies.

Index Terms—DSTATCOM, DER, Power circulation

I. INTRODUCTION

RENEWABLE energy based generation is gaining substantial attention these days due to depletion of the traditional energy resource and the negative impact of fossil fuels on environment [1]. Solar photovoltaic (PV), micro wind turbines, fuel cells, etc. are different forms of Distributed Energy Resources (DER). Additionally, electric vehicles are expected to be integrated to the grid in V2G mode as the battery technology improves in the future [2].

Despite the well–known advantages of distributed generation, the integration of DERs in Low Voltage (LV) feeders also has some drawbacks [3]. The main power quality problems are voltage/current unbalance and voltage rise. Unequal distribution of single–phase DERs creates unbalance on LV feeders. Therefore the net effect of these installations will ultimately affect the Medium Voltage (MV) feeders.

Custom power devices are already proven to be an efficient method for alleviating the power quality problems in a distribution feeder [4]. Among them, distribution static compensator (DSTATCOM) is effective in balancing the supply currents, improving power factor, controlling the voltage at a bus and suppressing harmonic currents [4]. A DSTATCOM is used in [5–6] to improve voltage profile and reduce voltage unbalance in LV networks.

Since the DERs will be placed randomly, the generation in a particular phase can exceeds the load demand in that phase. Under such conditions, the surplus phase power will be fed back to the upstream MV feeder creating severe current unbalances. In [7], application of an MV–connected DSTATCOM was considered for circulating this surplus phase power from one phase to another.

In this paper, utilization of a DSTATCOM with different topologies and control algorithms are proposed for both LV and MV feeders to enable the power circulation. The DSTATCOM current and voltage output references are generated such that a set of balanced currents are drawn from the upstream. The proposals are validated through PSCAD simulation studies.

II. DSTATCOM TOPOLOGIES

The proposed DSTATCOM is composed of a Voltage Source Converter (VSC), with the structure as shown in Fig. 1(a). It contains three single–phase H–bridges, supplied from a common DC bus. The output of each H–bridge is connected to an LC filter, consisting of an inductor (L) and a capacitor (C). To provide galvanic isolation, a single–phase transformer, with a turns ration of 1:a, is utilized between the output of each VSC and the LC filter. These transformers are connected in star configuration in their secondary and can also provide voltage boosting, if required. In Fig. 1(a), the resistance Rf represents the switching and transformer losses. The filter capacitor Cf is directly connected to the feeder. This is a suitable topology when DSTATCOM is installed in LV feeders.

When DSTATCOM is installed in MV feeder, the VSC and filter are desired in low voltage and connected to the MV feeder through a boosting transformer. Hence, the transformers are installed between filter capacitor and MV feeder as shown in Fig. 1(b). Different control algorithms are proposed for each DSTATCOM topology as discussed in Section III.

III. POWER CIRCULATION STRATEGIES

Two different power circulating strategies are proposed for each topology of the DSTATCOM, introduced in Section II.

A. Power Circulation Strategy for DSTATCOM in LV Feeder

First, let us assume the DSATATCOM is connected to the LV feeder and needs to circulate surplus power generated in a phase to the remaining phases. It is desired that after power circulation, a set of balanced currents are observed in DSTATCOM upstream side. The MV feeder, drawn from the power substation, is connected to an infinite bus in the up-
stream; hence its voltage is assumed to be balanced. For having a balanced set of current flowing in the MV feeder, originated from the balanced infinite bus, the DSTATCOM PCC voltage must be balanced. This can be achieved by controlling the DSTATCOM such that it generates and holds a balanced set of voltage at its PCC. As the DSTATCOM has an LC filter in its output, a voltage control technique can be utilized to hold a balanced set of voltage across the three filter capacitors ($C_f$) in PCC. The reference voltage will be as [5]

$$[V_{ref}]_{ABC} = E_{DSTAT} \cdot \delta_{ref,A} \times [1 \quad \lambda^2 \quad \lambda]^T$$

where $E_{DSTAT}$ is the desired phase voltage RMS for the DSTATCOM PCC (i.e., 240 V in this study), $\delta_{ref,A}$ is the angle of $v_{TA}$ and $\lambda = 1 \pm 120^\circ$. This voltage is used as the reference for the output voltage of the DSTATCOM in next section. The DSTATCOM exchanges reactive power with the LV feeder to hold the desired voltage at its PCC.

The successful operation of the DSTATCOM highly depends on the voltage variations across its DC capacitor ($V_{dc}$). $V_{dc}$ can be kept constant and equal to its reference value, if the DC capacitor does not exchange power with the VSCs [4]. This can be reassured if the AC system replenishes the DSTATCOM losses. For this, the angle of the voltage across the AC filter capacitor ($\delta_f$) must be varied with respect to the DC capacitor voltage variations as

$$\delta_f^{ref} = \left( k_p + \frac{k_2}{S} \right) \left( V_{dc}^{ref} - V_{dc} \right)$$

where $S$ is the switching frequency.

**B. Power Circulation Strategy for DSTATCOM in MV Feeder**

Now, let us assume the DSTATCOM is connected to the MV feeder and needs to circulate surplus power generated in one phase to the remaining phases. Through simulation study, it has been revealed that aforementioned voltage control strategy fails to perfectly balance the PCC voltage due to the effect of the leakage inductance of the coupling transformers, although the DSTATCOM will have an acceptable level of voltage tracking over $C_f$. Hence, a balanced set of currents are not achieved in the upstream side of the DSTATCOM.

Hence, a current control strategy is utilized where proper current output references for each phase of the DSTATCOM are calculated and the DSTATCOM is controlled to reassure the desired current flow to its PCC. The main aim of calculating the reference output currents of the DSTATCOM are ensuring the power circulation from one phase to the other phases and balancing the current in DSTATCOM upstream. In this regard, the theory of instantaneous symmetrical component is utilized [8]. To apply the theory, first the fundamental positive sequence of the PCC voltage is obtained [9]. Let the instantaneous positive sequence voltages be denoted by $v_{AI}$, $v_{BI}$ and $v_{CI}$. The reference currents can then be calculated as [10]

$$[i_T]^{ref}_{ABC} = [i_L]_{ABC} - \frac{v_{AI}i_{IA} + v_{BI}i_{LB} + v_{CI}i_{LC}}{v_{AI}^2 + v_{BI}^2 + v_{CI}^2} [v_1]_{ABC}$$

where $i_L$ is the current in the downstream of DSTATCOM. This current is used as the reference current output of DSTATCOM in next section.

**IV. CONVERTER SWITCHING CONTROL**

A voltage control technique is required when DSTATCOM is connected to LV feeder while a current control technique is required when connected to MV feeder. Proper reference tracking technique for each mode is described below:

**A. Voltage Control Technique**

Let us consider only one phase of the DSTATCOM circuit in Fig. 1(a), in which the state vector is defined as [11]

$$\dot{x}(t)=[v_f(t) \quad i_f(t)]^T$$

where $v_f(t)$ represent the instantaneous voltage across AC filter capacitor, $i_f(t)$ is the current passing through filter inductor $L_f$ and $T$ is the transpose operator. Then, the equivalent circuit of the system can be represented as

$$\dot{x}(t) = A \cdot x(t) + B_1 \cdot u_c(t) + B_2 \cdot i_f(t)$$

where

$$A = \begin{bmatrix} 0 & 1/C_f \\ -1/L_f & -R_f/L_f \end{bmatrix}, \quad B_1 = \begin{bmatrix} 0 \\ aV_{dc}/L_f \end{bmatrix}^T, \quad B_2 = \begin{bmatrix} -1/C_f \\ 0 \end{bmatrix}^T$$

are system matrices, $u_c(t)$ is the continuous–time version of switching function $u$ and $i_f(t)$ represents effect of the network loads on the converter control and hence is assumed as a disturbance and neglected in designing the controller.

In the control systems, the desired values for each control parameter in steady state condition must be known. However, it is rather difficult to determine the reference for $i_f$ in (4). Nevertheless, it is desired that $i_f$ has only low frequencies. Therefore, instead of using $i_f$ as a control parameter, its high frequency components ($\tilde{i}_f$) can be used in the control system. Based on this assumption, in [11], the higher frequency components of $\tilde{i}_f$ can be obtained utilizing a High Pass Filter whereas its desired reference is equal to zero.

Eq. (2) can be represented in discrete–time domain as

$$x(k+1) = Fx(k) + G_1u_c(k) + G_2\tilde{i}_f(k)$$

$$y(k) = Cx(k)$$

where

$$F = e^{AT}, \quad G_1 = \int_0^T e^{AT}B_1 dt, \quad G_2 = \int_0^T e^{AT}B_2 dt$$
and $T_i$ is the sampling time. Using a suitable state feedback control law, $u_i(k)$ can be computed as

$$u_i(k) = -K[x_i(k) - x_{ref}(k)]$$

(7)

where $K$ is a gain matrix and $x_{ref}(k)$ is the desired state vector in discrete–time mode, expressed as

$$x_{ref} = [v_{ref}^T \bar{I}_{ref}^T]^T = [v_{ref}^T \bar{0}]^T$$

(8)

It is to be noted that the desired reference value for $v_{ref}(t)$ is determined by (1).

As the system behavior in steady–state is interested and assuming a full control over $u_i(k)$, an infinite time LQR [12] can be designed for this problem to define $K$. This controller is more stable than PID based controls. In addition, PID based controllers are not very effective when utilized in per–phase based controls.

In discrete LQR, objective function $J$ is chosen as [12]

$$J(k) = \sum_{k=0}^{\infty} \left[ (x(k) - x_{ref}(k))^T Q(x(k) - x_{ref}(k)) + u_i(k)^T R(u_i(k)) \right]$$

(9)

where $R$ is the control cost matrix, $Q$ is the state weighting matrix which reflects the importance of each controlling parameter in $x$ and $J(x)$ represents the objective function at infinite time (steady–state condition) for the system. Eq. (9) is then minimized to obtain the optimal control law $u_i(k)$ through solution of steady state Riccati equations [12] while satisfying system constraints in (6). The LQR method ensures the desired results for the system while the variations of system parameters are within acceptable limits of reality.

Eq. (7) shows the total tracking error of DSTATCOM converter. The tracking error can be limited by minimizing this error within a very small bandwidth (e.g. $h = 10^{-3}$). Now, from (7), switching function $u_i$ is generated using a hysteresis control based on the error level as

If $u_i(k) > +h$ then $u_i = +1$
If $-h \leq u_i(k) \leq +h$ then $u_i = \text{previous} u_i$
If $u_i(k) < -h$ then $u_i = -1$

(10)

If $u = 1$, then $S_1$ pair of IGBTs turn ON and if $u = -1$, then $S_2$ pair of IGBTs turn ON. This switching control was considering only one phase. Similar switching action is employed for the other two phases, separately.

Note that, the switching frequency of IGBTs depends on the value of $h$. On the other hand, the power loss in the IGBTs depends on their switching frequency. Although reducing $h$ to smaller values improves the reference tracking in the converter output, it might lead to very high impractical switching frequencies in the converter resulting higher power losses in VSCs. Therefore, $h$ is to be defined such that a proper reference tracking is achieved while the switching frequency and power losses remain acceptable [4].

System closed–loop block diagram is shown in Fig. 2(a).

**B. Current Control Technique**

Let us consider only one phase of the DSTATCOM circuit in Fig. 1(b), in which the state vector is defined as [5]

$$x(t) = \begin{bmatrix} i_p(t) & i_y(t) & v_{ref}(t) \end{bmatrix}^T$$

(11)

where $i_p$ is the output current of the DSTATCOM. Then, the

$$y(t) = \begin{bmatrix} x_p(t) & x_y(t) \end{bmatrix}^T$$

where $x_p$ and $x_y$ are the input currents of the inverter and filter respectively. The system state space equations can be written as

$$\begin{aligned}
\dot{x}(t) &= Ax(t) + Bu(t) + B_2 v(t) \\
y(t) &= Cx(t)
\end{aligned}$$

(12)

where $A = \begin{bmatrix} 0 & 0 & a/L_f \\ 0 & -R_f/L_f & -1/(aL_f) \\ a/C_f & 0 & 0 \end{bmatrix}$, $B_1 = \begin{bmatrix} 0 \\ V_{dc}/aL_f \\ 0 \end{bmatrix}$, $B_2 = \begin{bmatrix} 1 \\ -1/L_f \\ 0 \end{bmatrix}$, $C = [1 \ 0 \ 0]$.

$v(t)$ represents the effect of the network loads on the converter control and hence is assumed as a disturbance and is neglected in designing the controller.

As the system behavior is governed by the poles of its transfer function (i.e. the eigenvalues of matrix $A$), it is often desirable to modify the poles of the system in order to obtain improved control performance. In this paper, the system consists of converter and filter control by a state feedback control based on pole–shift technique where the open–loop poles are shifted radially towards the origin (i.e. more stable locations) to form the closed–loop poles [4].

Similar to (6), Eq. (12) is represented in discrete–time domain. Assuming the feedback control shown in Fig. 2(b), the system of converter and filter is represented as

$$y(k) = G(z^{-1})z^{-1} + G_2 z^{-2} + G_3 z^{-3} + \ldots$$

(13)

where $z^{-1}$ is the delay operator. Let the control law given by

$$u_i(k) = S(z^{-1})[y_{ref}(k) - y(k)]$$

(14)

where $y_{ref}$ is the desired (reference) output current. From Eq. 2(b), the system closed–loop characteristic equation, $A(z^{-1})$ is

$$A(z^{-1}) = F(z^{-1})R(z^{-1}) + G(z^{-1})S(z^{-1})$$

(15)

Unlike the pole–placement technique where $A(z^{-1})$ is pre–defined by the user, pole–shift technique takes the form of

$$A(z^{-1}) = F(z^{-1}) + \lambda f_1 z^{-1} + \lambda^2 f_2 z^{-2} + \lambda^3 f_3 z^{-3} + \ldots$$

(16)

where the poles are shifted by $\lambda$ towards origin. In this technique, the closed–loop poles are obtained by multiplying the open–loop eigenvalues by $0 < \lambda < 1$ where $\lambda$ is a scalar close
to one (e.g., \( \lambda = 0.8 \)), which is called the pole–shift factor. The pole–shift factor is the only parameter to be defined in the controller and its value determines the control gain. It is adjusted such that the controller is limited only for the first few swings following a large impact on the system. Given \( \beta \) is the absolute of the largest characteristic root of \( F(z^{-1}) \), for guaranteeing the closed–loop system stability, \( \lambda \) is limited as [13]

\[ -\beta^{-1} < \lambda < \beta^{-1} \]

(17)

Since the penalty on control action can be easily adjusted by \( \lambda \) as in (17), the closed–loop system is unlikely to be unstable. This is an advantage of the pole–shift technique compared to other techniques such as deadbeat control which forces all the closed–loop poles to origin and requires high control effort.

Replacing (16) in (15) and equating the coefficients of \( z^{-1}, z^{-2}, \ldots, \), the controller coefficients in \( R(z^{-1}) \) and \( S(z^{-1}) \) can be retrieved as discussed in [14]. For the system of converter and filter under consideration in this paper, based on the system order in (12)–(13), \( S(z^{-1}) \) and \( R(z^{-1}) \) in (14) are simplified as

\[
\frac{u_r(k)}{y_r(k)} = \frac{S(z^{-1})}{R(z^{-1})} = \frac{s_0 + s_1 z^{-1} + s_2 z^{-2}}{1 + r_1 z^{-1} + r_2 z^{-2}} \quad (18)
\]

and the final objective of the controller design is to calculate proper values for \( s_0, s_1 \) and \( r_1 \). Based on these values, the switching function \( u_r(k) \) obtained from (18) is used in (10) to achieve a reference tracking with minimum possible error.

V. SIMULATION RESULTS

For studying the efficacy of the proposed topology and power circulation strategies of the DSTATCOM, when connected in LV and MV feeder, several case studies are carried out through PSCAD/EMTDC, with the technical data given in Table 1 in the appendix. These cases are discussed below:

A. Case–1

Let us consider a LV feeder with unbalanced loads where a DSTATCOM, with the topology of Fig. 1(a), is installed and controlled based on the voltage control strategy described in Section III(A). A reverse power flow in phase A is observed due to the connection of excessive single–phase generation to this phase. The steady–state three–phase instantaneous current waveform in the upstream, downstream and output of the DSTATCOM are shown in Fig. 3. The phase active power flow in the same locations is also shown in this figure. The results are shown separately for the cases before and after connection of DSTATCOM. As seen, due to proper power circulation through DSTATCOM, upstream phase currents are balanced effectively after DSTATCOM is connected.

B. Case–2

Let us consider a MV feeder with unbalanced loads where a DSTATCOM, with the topology of Fig. 1(a), is installed and controlled based on voltage control strategy. Under such conditions, the DSTATCOM successfully balances the upstream current by appropriately circulating the unbalanced load phase power (Fig. 4). Note that, in this topology, the filter capacitor should have a MV rating and this is the main drawback of this configuration.

Now, let us consider utilizing a DSTATCOM, with the topology of Fig. 1(b), in the MV network. As discussed in Section III(B), voltage control strategy fails for this configuration.

C. Case–3

Let us now consider the network and DSTATCOM of case–2, where a current control strategy, as discussed in Section III(B), is utilized. The simulation results are shown in Fig. 5. As seen from this figure, the DSTATCOM successfully balances the upstream current by circulating the unbalanced load phase power (current) through the DSTATCOM.

VI. CONCLUSIONS

Large number of single–phase DERs, installed in one phase, can result in reverse power (current) flow in that phase if the generation capacity is higher than the phase load demand. In this paper, two different topologies were proposed for the DSTATCOM in order to provide power circulation capability to prevent the reverse flowing power (current) to the upstream network. The proposed DSTATCOM is composed of a VSC with LC filter, connected directly to the LV feeder while it is connected via a boosting transformer to MV feeders. Simulation results show that a voltage control strategy is a successful strategy for circulating the phase surplus power (current) through the DSTATCOM in LV network while it fails for MV applications due to the leakage inductance of the boosting transformers; hence, a proper current control strategy was developed for such topologies.
APPENDIX

Table 1. Technical data of the network in simulation cases.

| HV Feeder | 132 kV L–L, 50 Hz, R = 0.25 Ω, L = 10 mH |
| MV Feeder | 11 kV L–L, 50 Hz, R = 0.5 Ω, L = 5 mH |
| LV Feeder | 410 V L–L, 50 Hz, R = 0.02 Ω, L = 0.1 mH |
| HV/MV Transformer | 15 MVA, 132 / 11 kV, 50 Hz, Zt = 5% |
| MV/LV Transformer | 100 kVA, 11 kV / 410 V, 50 Hz, Zt = 10% |
| MV load | Zt = 18.2004 + j5.969, Zs = 9.1002 + j2.9845, Zc = 6.0668 + j1.9792 Ω |
| LV load | Zt = 2.5992 + j0.8482, Zs = 1.2996 + j0.4398, Zc = 0.8664 + j0.2848 Ω |
| DER for Case–1 | one single-phase DER with P = 40 kW, PF = 1, connected to phase–A |
| DER for Case–3 | Single-phase DER with P = 0.45 MW, PF = 1, in phase–A |
| DSTATCOM for case–1 and 2 | R∥ = 0.1 Ω, L∥ = 4 mH, C∥ = 25 μF, a = 1, h = 10⁻⁴, K = [1.5463 –0.7092], Vdc = 1 kV (for case–1) and 13 kV (for case–2) |
| DSTATCOM for case–3 | R∥ = 0.1 Ω, L∥ = 4 mH, C∥ = 25 μF, Vdc = 1 kV, a = 11, h = 10⁻³, S∥(z) = 43.8019 –85.4746 z +41.7269 z², R∥(z) = 1 –0.1237 z⁻¹ –0.025 z² |

REFERENCES