Reconfigurable FIR Filter in FPGA
MetadataShow full item record
Finite Impulse Response (FIR) filters are widely used in Digital Signal Processing (DSP) systems. The throughput of real-time, FIR filters is limited by the processing capability of its implementation. Software implementations are very flexible but the inherent sequential execution of programs makes them slow. The fastest FIR filters are those implemented in dedicated hardware, but these systems are usually fixed and modifications to the filter are not possible. This paper presents the design and implementation of a Field-Programmable Gate-Array (FPGA)-based, FIR filter. By exploiting the field-programmability of FPGAs it is possible to create different filters with fixed functionality, or even create adaptive filters whose parameters are adjusted in real-time by some intelligent algorithm.
Showing items related by title, author, creator and subject.
Tseng, Chien H. (1999)The design of envelope-constrained (EC) filters is considered for the time-domain synthesis of filters for signal processing problems. The objective is to achieve minimal noise enhancement where the shape of the filter ...
Huo, Jiaquan (2004)The main theme of this thesis is the control of acoustic echoes for modem voice communication systems by means of echo cancellation. Two important issues in acoustic echo cancellation, namely the efficient adaptation of ...
Hong Yoon, J.; Kim, Du Yong; Yoon, K. (2012)In this paper, we propose a novel implementation of the probability hypothesis density (PHD) filter based on the sequential Monte Carlo (SMC) method called SMC-PHD filter. The SMC-PHD filter is analogous to the sequential ...