Direct digital design of PIDF controllers with ComPlex zeros for DC-DC buck converters
dc.contributor.author | Cuoghi, S. | |
dc.contributor.author | Ntogramatzidis, Lorenzo | |
dc.contributor.author | Padula, Fabrizio | |
dc.contributor.author | Grandi, G. | |
dc.date.accessioned | 2019-02-19T04:17:41Z | |
dc.date.available | 2019-02-19T04:17:41Z | |
dc.date.created | 2019-02-19T03:58:21Z | |
dc.date.issued | 2019 | |
dc.identifier.citation | Cuoghi, S. and Ntogramatzidis, L. and Padula, F. and Grandi, G. 2019. Direct digital design of PIDF controllers with ComPlex zeros for DC-DC buck converters. Energies. 12 (1): Article ID 36. | |
dc.identifier.uri | http://hdl.handle.net/20.500.11937/74662 | |
dc.identifier.doi | 10.3390/en12010036 | |
dc.description.abstract |
This paper presents a new direct digital design method for discrete proportional integral derivative PID + filter (PIDF) controllers employed in DC-DC buck converters. The considered controller structure results in a proper transfer function which has the advantage of being directly implementable by a microcontroller algorithm. Secondly, it can be written as an Infinite Impulse Response (IIR) digital filter. Thirdly, the further degree of freedom introduced by the low pass filter of the transfer function can be used to satisfy additional specifications. A new design procedure is proposed, which consists of the conjunction of the pole-zero cancellation method with an analytical design control methodology based on inversion formulae. These two methods are employed to reduce the negative effects introduced by the complex poles in the transfer function of the buck converter while exactly satisfying steady-state specifications on the tracking error and frequency domain requirements on the phase margin and on the gain crossover frequency. The proposed approach allows the designer to assign a closed-loop bandwidth without constraints imposed by the resonance frequency of the buck converter. The response under step variation of the reference value, and the disturbance rejection capability of the proposed control technique under load variations are also evaluated in real-time implementation by using the Arduino DUE board, and compared with other methods. | |
dc.publisher | M D P I AG | |
dc.rights.uri | http://creativecommons.org/licenses/by/4.0/ | |
dc.title | Direct digital design of PIDF controllers with ComPlex zeros for DC-DC buck converters | |
dc.type | Journal Article | |
dcterms.source.volume | 12 | |
dcterms.source.number | 1 | |
dcterms.source.issn | 1996-1073 | |
dcterms.source.title | Energies | |
curtin.department | School of Electrical Engineering, Computing and Mathematical Science (EECMS) | |
curtin.accessStatus | Open access |