Show simple item record

dc.contributor.authorSingh, Ashutosh Kumar
dc.contributor.authorBera, A.
dc.contributor.authorRahaman, H.
dc.contributor.authorMathew, J.
dc.contributor.authorPradhan, D.k.
dc.contributor.editorLong, Bing.
dc.date.accessioned2017-01-30T13:24:25Z
dc.date.available2017-01-30T13:24:25Z
dc.date.created2010-03-14T20:02:21Z
dc.date.issued2009
dc.identifier.citationSingh, A. and Bera, A. and Rahaman, H. and Mathew, J. and Pradhan, D. 2009. Error Detecting Dual Basis Bit Parallel Systolic Multiplication Architecture over GF(2m), in Long, B. (ed), IEEE Circuits and Systems International Conference on Testing and Diagnosis, Apr 28 2009, pp. 1-4. Chengdu, China: IEEE.
dc.identifier.urihttp://hdl.handle.net/20.500.11937/31256
dc.description.abstract

This paper presents an error tolerant hardware efficient VLSI architecture for bit parallel systolic multiplication over dual base, which can be pipelined. This error tolerant architecture is well suited to VLSI implementation because of its regularity, modular structure, and unidirectional data flow. The length of the largest delay path and area of this architecture are less compared to the bit parallel systolic multiplication architectures reported earlier. The architecture is implemented using Austria Micro System's 0.35um CMOS technology. This architecture can also operate over both the dual-base and polynomial base.

dc.publisherIEEE Proceeding
dc.subjecterror correction
dc.subjectFinite Field
dc.subjectsystolic
dc.subjectVLSI Testing
dc.subjectRS codes
dc.subjectbit parallel
dc.titleError Detecting Dual Basis Bit Parallel Systolic Multiplication Architecture over GF(2m)
dc.typeConference Paper
dcterms.source.startPage1
dcterms.source.endPage4
dcterms.source.titleIEEE Proceeding
dcterms.source.seriesIEEE Proceeding
dcterms.source.isbn9781424425877
dcterms.source.conferenceIEEE Circuits and Systems International Conference on Testing and Diagnosis
dcterms.source.conference-start-dateApr 28 2009
dcterms.source.conferencelocationChengdu, China
dcterms.source.placeChina
curtin.note

Copyright © 2009 IEEE This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.

curtin.departmentCurtin Sarawak - Faculty Office
curtin.accessStatusOpen access
curtin.facultyDepartment of Electrical and Computer Engineering
curtin.facultySchool of Engineering
curtin.facultyFaculty of Science and Engineering


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record